Incremental and Formal Verification of SysML Models - Département Communications et Electronique
Journal Articles SN Computer Science Year : 2024

Incremental and Formal Verification of SysML Models

Vérification formelle et incrémentale de modèles SysML

Abstract

Agile methods are now commonly used to design critical systems. They consist in progressively doing increments to a model, and subsequently checking that all previously checked properties are still satisfied. Yet, model- checking is not inherently incremental, which means that all proofs must be redone at each stage, where one would expect to redo proofs only for parts of the systems that have been impacted by the modification. This makes model evolution costly and hampers the use of agile development methods. The paper proposes to facilitate model updates (also called mutations): whenever a mutation is performed on a model, the algorithms introduced in this paper can determine which proofs remain valid and which ones must be performed again. The main idea to reduce the proof obligation is to identify new possible execution paths that need to be re-verified. Our algorithm reuses the results of proofs applied to a previous model version. The paper applies this approach on dependency graphs generated from SysML models: our generic propagation algorithm can rework mutated dependency graphs so as to deduce more simple properties to be proved on reduced dependency graphs. Our approach can handle reacha- bility properties and discusses extensions to liveness properties. The embedded system of an autonomous vehicle, characterized by real-time communication constraints, exemplifies the challenges and relevance of our approach.
Fichier principal
Vignette du fichier
SN_Computer_Science_mutation_2024_coudert.pdf (1.41 Mo) Télécharger le fichier
Origin Files produced by the author(s)
licence

Dates and versions

hal-04652175 , version 1 (18-07-2024)

Licence

Identifiers

Cite

Sophie Coudert, Ludovic Apvrille, Bastien Sultan, Oana Hotescu, Pierre de Saqui-Sannes. Incremental and Formal Verification of SysML Models. SN Computer Science, 2024, 5 (6), pp.714. ⟨10.1007/s42979-024-03027-5⟩. ⟨hal-04652175⟩
355 View
35 Download

Altmetric

Share

More